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Abstract ; With the gate length of MOS devices decreasing to <100 am, scaling requires ultni-thin dielectric layers which provides a challenge 
to existing technology. Thermally-grown amorphous SiO, has been the industry standard because of its high stability, excellent interface quality and 
electrical isolation properties. However as the gate length shrinks below 70 nm, the SiO  ^ (k = 3 9) thickness required becomes less than 1.5 nm. This 
leads to unacceptable increase in leakage current density to -1 A/cm  ^ at 1 V One remedy is the use of high k gate dielectrics (K > 1 0 ) which will permit 
the use of thicker layers for the same capacitance/arca. The choice of an appropriate dielectric involves (a) fundamental material properties such as 
stability with required semiconductor, high permittivity and barrier height and (b) good interface quality, compatibility with existing device processing, 
integration and leliability.
This paper describes the work carried out with oxides of Od, Y and Ga a.s gate dielectrics on .SiGc. The MIS structures were formed by evaporation 
and characterized by I-V, C-V, G-V and SIMS measurements. It was found that though Gd^O, and YjO, had the highest resistivity and breakdown strength, 
GGG (Gd,Ga,0,j) gave the lowest D, of 4.8 x lO'Vcm^.eV and the lowest fixed oxide charge of 8.4 x 10‘°/cm  ^ SIMS studies on GGG/SiGe showed 
significant amount of GaO and GdO along with Ga and Gd. The depth profile showed a relatively sharp interface at -2 0  nm. An MOS structure with 
EOT of 6.9 nm was realized as an example of a nanoscale device.
Keywords . Rare-earth oxides, gate dielectrics, nanoscale device 
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1. Introduction
The continuing and astonishing increase in device density and 
performance of semiconductor chips is due to the robustness 
of silicon as an electronic material coupled with the unique 
:properties and compatibility of its oxide SiOj. The advantages 
of diminishing size can be summed up by the assessment that a 
30% reduction in device dimensions can increase speed by a 
factor of 2 with doubling the number of dies per wafer at half the 
cost[l).
Apart from its other excellent properties such as stability 
and dielectric insulation, the ultra-low interface state density 
.(< 10'® / cm^ . eV) of the Si-SiOj system makes it difficult to replace 
in CMOS and other FETs. The defect density in amorphous 
SiOj is also quite small due to its large cohesive energy and the 
Iflexibility of the Si-0 network. However with the trend to further 
^iniaturization as exemplified by gate lengths being reduced to 
/O nm, the thickness of the required oxide approaches 1.5 nm. 
t^ this value the current through the dielectric is due to tunneling 
aches unacceptably high value of -lA/cm* at i V. Since
f'C orrespondiag Author
the gate capacitance for a parallel 
by
C = KEnAl t
plate geometry is given
where k = relative dielectric constant of gate dielectric, 
£q = permittivity of free space 8.85 x Ifr'^F/m, A = area and 
t = thickness of capacitor, it is evident that an increase in K  will 
permit an increase in t for the same value of C. Since SiOj has 
K = 3.9 the gate thickness of high-K material equivalent to 
SiOj of ‘effective oxide thickness’ (EOT) can be defined as
= {K l3.9)t^.
Thus for material with k = 16, a thickness = 4 nm will substitute 
for oxide thickness t = 1 nm. Thus the search is thus on for aeq
high'K gate dielectric which will provide at least a temporary 
solution to the problem.
The important parameters of the gate dielectric that must be 
considered have been discussed by Wallace and Wilk f 1 ]. These 
are:
(i) permittivity, (ii) band structure and band offsets, (iii) 
thermodynamic stability, (iv) interface quality, (v) film
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morphology, (vi) gate electrode compatibility, (vii) process 
compatibility and (viii) reliability. The first 4 factors involving 
material issues will be discussed here.
To gel an idea of the complexity of the problem, it is necessary 
to realise the actual geometry of the gate stack involved shown 
in Figure 1. Besides the gate dielectric this involves the gate 
electrode, the upper interface, the lower interface, channel layer 
and the Si substrate. Thermodynamic stability thus involves 
the stability of the entire stack under processing conditions 
and subsequent performance under load with high reliability.
Upper interface 
^ 3  Gate dielectric 
Lower interface 
Channel layer
conductors while the others have relatively low dielectric 
constants in the range of 5-9 compared with 4-24 for the oxides. 
Thus the oxides are more promising than the nitrides.
The thermodynamic stability criteria arc for specific 
conditions and unwanted reactions can still occur if the 
processing is carried out*in oxidizing or reducing ambients. In 
the first case O can diffuse through the dielectric and oxidize Si 
while in the latter case the gate dielectric can be reduced to a 
product which can react with Si.
3. Dielectric constant, band gap and band offset
High values of the dielectric constant for stable oxides being 
the object of the search, it is found that there is an approximate 
inverse relationship between the dielectric constant and optical 
band gap of binary and mixed oxides as shown in Figure 2. The 
optical band gap should be preferably >5 cV for satisfactory 
insulation, which rules out a number of dielectrics. SiO, with E 
= 9 eV is exceptionally good while TiOj with ~ 3 eV and 
TEjO, with ~4.5 eV arc not satisfactory from this point of view 
while MgO, CaO, ZrO^, HfO^ and are acceptable.
10
SiO, A IA
Si substrate
Figure 1. Schematic of gate stack in CMOS PET (after Wallace and 
Wilks).
2. Thermodynamic stability
Thermodynamic stability of a metal oxide MO with Si can be 
assessed considering the reaction of an oxide MO (or M^p^ in 
general) as
or
Si + MO SiO+M 
Si + MO SiO + MSi
4  G ® ioook  
4  G ® ioook
where Gibbs free energy change in the reaction
and is -ve for reactions proceeding towards the right. Schlom 
and Haeni [2] have made a detailed analysis and shown that Be, 
Mg, Zi, Al, Ca, Sr, Hf and the rare-earth oxides such as those of 
Ce, P r, Nd and Gd satisfy the thermodynamic stability criterion. 
Oxides such as TSjO,, TiOj and (Ba, Sr)TiO, have, on the other 
hand, all been shown to be unstable in contact with Si.
Similar analyses has been carried out for the thennodynamic 
stability of nitrides MN, in contact with Si which show that Ti, 
Zr Al nitrides are stable while B, Be, Hf and W nitrides may be 
conditionally stable. Some of these nitrides e.g TiN are
>
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Figure 2. Relationship between the dielectric constant and optical bund 
gap of binary and mixed oxides (after Schlom and Haem).
Other key parameters are the band offsets AE^ and AE^  ^  ^
the location of the conduction and valence bands of the oxide 
with respect to the Si band edges. For low leakage currents, 
AEc and AEy should bc>l eV. Again SiOj with band offsets of
3.5 cV and 4.4 eV is near ideal while BaTiOj and Ta^ O^  are deficient 
in this respect. Among stable oxides ZrO^ has offsets of 1.4 eV 
and 3,3 eV while HfO  ^has 1.5 cV and 3.4 eV respectively [3]. It is 
interesting to note that the stability and the band offset 
requirements choose the same oxides with high metal d states 
which yield high formation energies.
4* Experimental
With the above considerations in mind it was decided to carry 
out a systematic study of the oxides of Od, Y and Ga viz- Gdfiy
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and Ga203 as gate dielectrics on strained (£^.=
0.95 eV). This material has the advantage of enhanced hole 
m obility over Si and has been shown to be fully compatible with 
advanced Si technology for heterostructure complementary 
metal-oxide-scmiconductor (CMOS) devices [4]. It is assumed 
here that with 26% Ge, the same thermodynamic criteria as for Si 
arc valid for Si^ j^ ^Ge^ ^^ . The deposited films were characterized 
by ED AX, SIMS, G-V, C-V and I-V measurements. The properties 
of these and some other oxides are given in Table 1.
'I^Wc 1. Properties of some oxides us gate dielectrics on silicon. 
Oxide Band gap 
(cV)
Dielectric C. band offset V. band offset 
constant (eV) (cV)
0d,0,
v,o.
0a,O,
ZrO,
HfOj
La,0,
AljO,
5.3  
6.1
4.4  
5.8
5.5  
5 7 
8.7
13.6
16
10
22
21
2 5 -3 0  
1 1
2.3
1.4
1.4 
2.3  
2.8
2.6
3.3 
3 4 
2.6 
4.9
It may be mentioned that GGG/GaAs interfaces prepared in 
ultra high vacuum have been reported to have low interface 
state densities and have resulted in GaAs n- and p-MOS devices 
[ 51. Conventional thermal oxidation for the growth of gate oxide 
on strained SiGe causes strain relaxation and Ge segregation at 
the oxide-semiconductor interface J6]. Epitaxial layers of strained 
Sig ,^Ge  ^^  30 nm thick was grown by ultra high vacuum chemical 
vapour deposition on a Si buffer layer 50 nm thick at 550“ C on 
(100) p-Si substrates using SiH^ and GeH^. The layers were B 
doped in situ at (1-2) x 10'Vem^ The samples were RCA cleaned 
followed by cleaning with 1: i H^SO^ and H^Oj solution. Finally 
the native oxides from the samples were removed using dilute 
HF solution prior to insulator deposition.
Dielectric films of different thicknesses (20-350 nm) were 
deposited by electron-beam evaporation at room temperature at 
a pressure of 3 x 10^ torr [7]. Single crystal GdjGa,0, j was used 
as the source of GajOj(GdjOj) film whereas powder-packed high 
purity GajO,, GdjOj and YjOj sources were used for electron- 
beam evaporation o f respective oxide films. Since e-beam 
evaporated oxide films are usually oxygen deficient, the 
deposited films were subjected to a post-deposition anneal at 
450X1! in oxygen atmosphere for 10 min. A higher temperature 
anneal was avoided to prevent the strain relaxation o f the SiGe 
epilayer. The composition of the GajOj(GdjOj) film was 
determined using energy dispersion analysis of X-ray (EDAX) 
spectroscopy using a scanning electron microscope (JSM 5800). 
The thickness and refractive indices o f the films were measured 
by a single-wavelength (A -6 3 8  nm)GaertnerL 117ellips(Hneter.
The GGG/SiGe structures were characterized by Secondary 
Ion Mass Spectrometry (SIMS) for the top layer composition 
and presence of surface impurities in the survey scan mode. 
SIMS was also used in depth profile mode to study the oxides 
and interfaces. Cs^ ions were used as a primary beam of 11 KeV 
energy|with beam current of 40-60 nA. Depth calibration was 
carriedput using a Tencorc Alpha step 500 surface profilometer 
of the cjfaters after SIMS depth profiling.i
MCjs structures were fabricated by depositing Au electrodes 
of are^ 2.8 x 10^  ^ cm^ through a metal mask by thermal 
evapor|tion. Evaporated A! was used as the back contact on 
SiGe. The fixed insulator charge and interface state densities 
were (fctermined from the conductance-voltage (G-V) and 
capacitaance-voltage (C-V) characteristic using a HP 4061A 
semiconductor test system and a HP 4 145B parameter analyzer. 
The resistivity and dc breakdown field of the films were studied 
using the I-V characteristics.
5* Results and discussion
The composition of the deposited GGG films was determined 
quantitatively by Energy Dispersion Analysis (EDAX). The 
concentration ratio of G aP^ : Gd^O, was thus found to be
98.4 %: 1.6%. Thus the film was found to be non-stoichiometric 
mainly consisting of G ap^. This is due to the relatively high 
vapour pressure of Ga^O^.
The SIMS survey scan of the Ga^03(Gdj03)/SiGe sample 
(Figure 3) showed appreciable signals from Ga and Gd along 
with GdO. The depth profiles taken for O, Si, SiO, Ga, Ge, Gd and 
GdO showed a sharji interface at a depth of 20 nm. The presence 
of a thin SiO^ layer at the interface was indicated. The variation 
of Ga concentration through the film is found to follow that of 
the O concentration. Ge pile-up at the interface that occurs on 
thermal oxidation is notably absent.
Figure 3. SIMS depth profile o f  a 20 nm 0 a203(Gd203> film on strained 
p-Si^74GcQ26 annealing.
From the I-V characteristics between 10--300 K, three distinct 
mechanisms of current conduction through the dielectric films 
were observed viz. tunneling at lowest temperatures, followed
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Table 2. Comparison o f properties of different gate oxides.
D N Bose, S Pal, S K Ray and B R Chakraborty
by ohmic conduction and Poole-Frenkel conduction near room 
temperature (Figure 4). Resistivity values for the different films 
were derived from the linear region of the 1-V characteristics at 
low fields. On annealing the resistivity increased while the 
leakage current decreased by one order of magnitude. The 
current density J electric field E in the linear region for different 
films is shown in Figure 5. The resistivity, dc breakdown field, 
leakage current, interface state density and fixed oxide charge 
density of different oxide films are summarized in Table 1. The 
GdjO, and films showed the highest resistivity after
IE-4
1E-S (Poole-Frenkel current)
<
1E-7^
IE-8
E » 0,1 MV/cm 
Au-GGG'SiGe 
L  = 2100 A
(Tunneling component)
(Ohmic component)
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1000A (°k ’)
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Figure 4. Current (1) vs lOOOH' plot for an Au/Ga203(Gdj0p/Sig.y^Gc^26 
MOS capacitor showing 3 conduction mechanisms.
iU
1
0 1 
0 01 
IE-3
0
D ‘• “ o  
.
O n
«> o
0 Ga,Oj(Gd,0, 
Y ,0,
■ ■ O O o
•
A
a
a
a
•
• 4 - 2  0 2
E (MV/cm)
Figure 5. Reverse current density vs voltage for different oxide films 
on SIq 74^ 0^26 annealing.
annealing (~ JO'* 0 . cm), lowest leakage current density (< 10" 
/A.cm^) and highest breakdown field of (~ 4 MV/cm). The Ga^O, 
film on the other hand showed the lowest resistivity and 
breakdown voltage and the highest leakage current. This is due 
its lowest band gap of 4.4 cV which makes for low band offsets. 
Further high defective density is indicated which also leads to 
a very low breakdown voltage.
The static dielectric constants given in Table 2 are derived 
from the accumulation regions of the C-V characteristics (1
Dielectric film O a,0, GajO,(Gd20j,) Gd,0, Y A
Thickness (nm) 197.5 208.8 205.6 206.3
Dielectric con.stant ( t \ ) 10.0 12.3 13.6 16.0
Resistivity p  (Q.cm) 1.6x1 O'" l x l 0 ‘" 6,8x10"
Reverse saturation 
current (A) 1x10-’ 5 2x10“« 1x10-" 1x10-"
Breakdown field 
(MV/cm) 1.0 3.25 3.28 4.01
Interface stale density 
D„ cm~^ ) 2 .4x10'’ 4.9x10" 6.29x10" 5,4x10"
MHz) shown in Figure 6. The curve for the Ga^O^/SiGe interface 
is found to be strikingly different from the others in being 
stretched out indicating its inability to passivate the SiGe surface. 
The GajO,(GdjOj) film shows the sharpest C-V curve indicative 
of lowest interface state densities.
•5 0
GATE BIAS (V)
Figure 6. C-V characteristic (1 MHz) of oxide -  Si„,,Gep^j MOS devices
Figure 7 shows the G-V curves at 100 KHz for all the films. 
The GUjOj/SiGe sample shows poor properties with the highest 
conductance and largest stretch-out. The Ga^O, (GdjO,)/SiGe 
interface shows the lowest conductance with sharpest variation 
while the other 2 films show intermediate behaviour. The 
interface state densities D.^  (eV*'.cm"^) derived from the G-V 
characteristic using Hill’s method [8] are thus lowest for the 
GajOjfGdjOjl/SiGc interface as given in Table 2. Correction for 
series resistance is incorporated into the calculation. It is 
interesting to note that while the Ga^Oj films show the poorest 
characteristics, a small addition of 1.54% of GdjO, increased the 
resistivity by 2 orders of magnitude, reduced the leakage current 
and the interface state density significantly. This suggests an 
important role for Gd which is known to have a +3 oxidation 
state while Ga can have either +1, +2 or +3 charge states. The 
presence of a small amount of an electropositive rare-earth 
element like Gd, it has been suggested, helps stabilize Ga in the 
-<-3 state [9]. Thus the high leakage current in G a p , may be due 
to the presence of sub-oxides. The fixed oxide charge, also found
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in each case, was the lowest for GGG (8.4 x 10‘® /cm ) [7] and properties on strainedp-Sig^^Ge^^jwith lowest interface state 
decreased on annealing. density This is similar to the results of GGG/ GaAs reported
by Pa^lack etal (5). Comparison with G a ^ ,  showed that the 
role played by 1.54% G d ^ ,  was crucial in improving the 
prope#es. An MOS structure on SiGe with EOT of 6.9 nm was 
realiz^  as an example of a nanoscale device.
GATE BIAS (V)
Figure I G-V characteristic (100 KHz) of oxide -  Si^j^Oe^jj MOS 
devices
The minimum value of 0 ,  is found to be4.9 x 10" /eV.cm^ for 
the Ga,0,(GdPj)/SiGe interface which is equal to the best 
reported for high-l: dielectrics on SiGe 110]. The thickness of 
the G ap,(G dj03) film was reduced to 20 nm and the electrical 
characteristics found to be of the same high quality. Thus this 
device represented a MOS capacitor with equivalent oxide 
thickness (EOT) of 6.9 nm.
6. Conclusions
This study on rare-earth oxides as gate dielectrics showed that 
of the materials studied (GGG) G a p jfG d p ,)  yielded the best
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